"Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design" - Information and Links:

Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design - Info and Reading Options

"Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design" was published by Springer in 2014 - Cham and the language of the book is English.


“Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design” Metadata:

  • Title: ➤  Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design
  • Author:
  • Language: English
  • Publisher: Springer
  • Publish Date:
  • Publish Location: Cham

“Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design” Subjects and Themes:

Edition Specifications:

  • Pagination: xix, 145

Edition Identifiers:

AI-generated Review of “Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design”:


"Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design" Description:

Open Data:

This book offers readers a set of new approaches and tools a set of tools and techniques for facing challenges in parallelization with design of embedded systems. It provides an advanced parallel simulation infrastructure for efficient and effective system-level model validation and development so as to build better products in less time. Since parallel discrete event simulation (PDES) has the potential to exploit the underlying parallel computational capability in today's multi-core simulation hosts, the author begins by reviewing the parallelization of discrete event simulation, identifying problems and solutions. She then describes out-of-order parallel discrete event simulation (OoO PDES), a novel approach for efficient validation of system-level designs by aggressively exploiting the parallel capabilities of todays' multi-core PCs. This approach enables readers to design simulators that can fully exploit the parallel processing capability of the multi-core system to achieve fast speed simulation, without loss of simulation and timing accuracy. Based on this parallel simulation infrastructure, the author further describes automatic approaches that help the designer quickly to narrow down the debugging targets in faulty ESL models with parallelism. •Provides an introduction to electronic system-level (ESL) design, along with background on simulation execution semantics for ESL models; •Discusses discrete event simulation, along with synchronous and out-of-order parallel discrete simulation approaches, including the underlying data structure, the scheduling algorithm, and the predictive static code analysis technique; •Includes guidelines for choosing among different simulation and diagnosis approaches for models with different features; •Presents the model analysis approaches to increase the observability for parallel ESL model development

Read “Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design”:

Read “Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design” by choosing from the options below.

Search for “Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design” downloads:

Visit our Downloads Search page to see if downloads are available.

Find “Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design” in Libraries Near You:

Read or borrow “Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design” from your local library.

Buy “Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design” online:

Shop for “Out-Of-order Parallel Discrete Event Simulation for Electronic System-level Design” on popular online marketplaces.