"Low-power design of nanometer FPGAs" - Information and Links:

Low-power design of nanometer FPGAs - Info and Reading Options

architecture and EDA

Book's cover
The cover of “Low-power design of nanometer FPGAs” - Open Library.

"Low-power design of nanometer FPGAs" was published by Morgan Kaufmann in 2010 - Burlington, MA, it has 241 pages and the language of the book is English.


“Low-power design of nanometer FPGAs” Metadata:

  • Title: ➤  Low-power design of nanometer FPGAs
  • Author:
  • Language: English
  • Number of Pages: 241
  • Publisher: Morgan Kaufmann
  • Publish Date:
  • Publish Location: Burlington, MA

“Low-power design of nanometer FPGAs” Subjects and Themes:

Edition Specifications:

  • Pagination: xiv, 241 p. :

Edition Identifiers:

AI-generated Review of “Low-power design of nanometer FPGAs”:


"Low-power design of nanometer FPGAs" Table Of Contents:

  • 1- FPGA overview : architecture and CAD
  • 2- Power dissipation in modern FPGAs
  • 3- Power estimation in FPGAs
  • 4- Dynamic power reduction techniques in FPGAs
  • 5- Leakage power reduction in FPGAs using MTCMOS techniques
  • 6- Leakage power reduction in FPGAs through input pin reordering.

Read “Low-power design of nanometer FPGAs”:

Read “Low-power design of nanometer FPGAs” by choosing from the options below.

Search for “Low-power design of nanometer FPGAs” downloads:

Visit our Downloads Search page to see if downloads are available.

Find “Low-power design of nanometer FPGAs” in Libraries Near You:

Read or borrow “Low-power design of nanometer FPGAs” from your local library.

Buy “Low-power design of nanometer FPGAs” online:

Shop for “Low-power design of nanometer FPGAs” on popular online marketplaces.



Find "Low-power Design Of Nanometer FPGAs" in Wikipdedia