"Introduction to reconfigurable supercomputing" - Information and Links:

Introduction to reconfigurable supercomputing - Info and Reading Options

Book's cover
The cover of “Introduction to reconfigurable supercomputing” - Open Library.

"Introduction to reconfigurable supercomputing" was published by Morgan & Claypool Publishers in 2010 - San Rafael, Calif. (1537 Fourth Street, San Rafael, CA 94901 USA), it has 87 pages and the language of the book is English.


“Introduction to reconfigurable supercomputing” Metadata:

  • Title: ➤  Introduction to reconfigurable supercomputing
  • Author:
  • Language: English
  • Number of Pages: 87
  • Publisher: Morgan & Claypool Publishers
  • Publish Date:
  • Publish Location: ➤  San Rafael, Calif. (1537 Fourth Street, San Rafael, CA 94901 USA)

“Introduction to reconfigurable supercomputing” Subjects and Themes:

Edition Specifications:

  • Format: [electronic resource] /

Edition Identifiers:

AI-generated Review of “Introduction to reconfigurable supercomputing”:


"Introduction to reconfigurable supercomputing" Table Of Contents:

  • 1- Preface
  • 2- Acknowledgments
  • 3- Introduction
  • 4- 1. FPGA technology: 1.1. ASIC vs. FPGA; 1.2. Physical architecture; 1.3. Logic blocks; 1.4. The interconnect; 1.5. Memory and I/O; 1.6. Reconfigurable programming and FPGA configuration; 1.7. Bitstream Synthesis; 1.8. The Xilinx FPGA; 1.9. Summary
  • 5- 2. Reconfigurable supercomputing: 2.1. NRL Cray XD1; 2.2. Cray API
  • 6- 3. Algorithmic considerations: 3.1. Disadvantages; 3.2. Data parallelism, pipelining, and concurrency; 3.3. Algorithmic requirements; 3.4. I/O considerations; 3.5. Loop structure; 3.6. Effective reconfigurable algorithm design; 3.7. Summary
  • 7- 4. FPGA programming languages: 4.1. VHDL; 4.2. DSPLogic; 4.3. Handel-C; 4.4. Mitrion-C
  • 8- 5. Case study: sorting: 5.1. Concurrent Sorts; 5.2. Pipelining bubblesort; 5.3. A 2-way selection sort implementation; 5.4. Parallel bubblesort; 5.5. Counting sort; 5.6. Simulation; 5.7. Memory conventions and interfaces; 5.8. Generating logic and running codes
  • 9- 6. Alternativetechnologies and concluding remarks: 6.1. Alternative technologies; 6.2. Concluding remarks;
  • 10- A. search.c
  • 11- B. search.hcc
  • 12- Biblography
  • 13- Authors' biographies.

"Introduction to reconfigurable supercomputing" Description:

The Open Library:

This book covers technologies, applications, tools, languages, procedures, advantages, and disadvantages of reconfigurable supercomputing using Field Programmable Gate Arrays (FPGAs). The target audience is the community of users of High Performance Computers (HPC) who may benefit from porting their applications into a reconfigurable environment. As such, this book is intended to guide the HPC user through the many algorithmic considerations, hardware alternatives, usability issues, programming languages, and design tools that need to be understood before embarking on the creation of reconfigurable parallel codes.We hope to show that FPGA acceleration, based on the exploitation of the data parallelism, pipelining and concurrency remains promising in view of the diminishing improvements in traditional processor and system design.

Read “Introduction to reconfigurable supercomputing”:

Read “Introduction to reconfigurable supercomputing” by choosing from the options below.

Search for “Introduction to reconfigurable supercomputing” downloads:

Visit our Downloads Search page to see if downloads are available.

Find “Introduction to reconfigurable supercomputing” in Libraries Near You:

Read or borrow “Introduction to reconfigurable supercomputing” from your local library.

Buy “Introduction to reconfigurable supercomputing” online:

Shop for “Introduction to reconfigurable supercomputing” on popular online marketplaces.



Find "Introduction To Reconfigurable Supercomputing" in Wikipdedia