Downloads & Free Reading Options - Results
Fpga Implementation Of Artificial Neural Network For Puf Modeling by International Journal Of Reconfigurable And Embedded Systems (ijres)
Read "Fpga Implementation Of Artificial Neural Network For Puf Modeling" by International Journal Of Reconfigurable And Embedded Systems (ijres) through these free online access and download options.
Books Results
Source: The Internet Archive
The internet Archive Search Results
Available books for downloads and borrow from The internet Archive
1FPGA Implementation Of Artificial Neural Network For PUF Modeling
By International Journal of Reconfigurable and Embedded Systems (IJRES)
Field-programmable gate array (FPGA) is a prominent device in developing the internet of things (IoT) application since it offers parallel computation, power efficiency, and scalability. The identification and authentication of these FPGAbased IoT applications are crucial to secure the user-sensitive data transmitted over IoT networks. Physical unclonable function (PUF) technology provides a great capability to be used as device identification and authentication for FPGAbased IoT applications. Nevertheless, conventional PUF-based authentication suffers a huge overhead in storing the challenge-response pairs (CRPs) in the verifier’s database. Therefore, in this paper, the FPGA implementation of the Arbiter-PUF model using an artificial neural network (ANN) is presented. The PUF model can generate the CRPs on-the-fly upon the authentication request (i.e., by a prover) to the verifier and eliminates huge storage of CRPs database in the verifier. The architecture of ANN (i.e., Arbiter-PUF model) is designed in Xilinx system generator and subsequently converted into intellectual property (IP). Further, the IP is programmed in Xilinx Artix-7 FPGA with other peripherals for CRPs generation and validation. The findings show that the Arbiter-PUF model implementation on FPGA using the ANN technique achieves approximately 98% accuracy. The model consumes 12,196 look-up tables (LUTs) and 67 mW power in FPGA.
“FPGA Implementation Of Artificial Neural Network For PUF Modeling” Metadata:
- Title: ➤ FPGA Implementation Of Artificial Neural Network For PUF Modeling
- Author: ➤ International Journal of Reconfigurable and Embedded Systems (IJRES)
- Language: English
“FPGA Implementation Of Artificial Neural Network For PUF Modeling” Subjects and Themes:
- Subjects: Computational model - Hardware fingerprinting - Lightweight authentication - Machine learning - Physical unclonable function
Edition Identifiers:
- Internet Archive ID: 10.11591ijres.v14.i1.pp200-207
Downloads Information:
The book is available for download in "texts" format, the size of the file-s is: 14.43 Mbs, the file-s for this book were downloaded 25 times, the file-s went public at Tue Jan 14 2025.
Available formats:
Archive BitTorrent - DjVuTXT - Djvu XML - Item Tile - Metadata - OCR Page Index - OCR Search Text - Page Numbers JSON - Scandata - Single Page Processed JP2 ZIP - Text PDF - chOCR - hOCR -
Related Links:
- Whefi.com: Download
- Whefi.com: Review - Coverage
- Internet Archive: Details
- Internet Archive Link: Downloads
Online Marketplaces
Find FPGA Implementation Of Artificial Neural Network For PUF Modeling at online marketplaces:
- Amazon: Audiable, Kindle and printed editions.
- Ebay: New & used books.
Buy “Fpga Implementation Of Artificial Neural Network For Puf Modeling” online:
Shop for “Fpga Implementation Of Artificial Neural Network For Puf Modeling” on popular online marketplaces.
- Ebay: New and used books.