Downloads & Free Reading Options - Results
Adaptive Silicon Synapse And Cmos Neuron For Neuromorphic Vlsi Computing by Ziad El Khatib, Sherif Moussa, Firuz Kamalov, Mustapha C. E. Yagoub
Read "Adaptive Silicon Synapse And Cmos Neuron For Neuromorphic Vlsi Computing" by Ziad El Khatib, Sherif Moussa, Firuz Kamalov, Mustapha C. E. Yagoub through these free online access and download options.
Books Results
Source: The Internet Archive
The internet Archive Search Results
Available books for downloads and borrow from The internet Archive
1Adaptive Silicon Synapse And CMOS Neuron For Neuromorphic VLSI Computing
By Ziad El-Khatib, Sherif Moussa, Firuz Kamalov, Mustapha C. E. Yagoub
The design of a fully integrated adaptive modified complementary metal oxide-semiconductor (CMOS) synapse circuit is presented. By using multiple-gated transistor configuration in the modified CMOS synapse an additional branch provide control where the synaptic output current time constant is tuned. The effect of changing the multiple-gated transistor bias voltage from 0.25 to 0.45 V tunes the spiking output current exponential time-constant range by 200 ms as shown in simulation results. Moreover, a fully-integrated adaptive quadratic integrate-and-fire (QIF) CMOS neuron circuit is presented as well. A differential pair with variable capacitor integrator and a tunable schmitt trigger threshold detector circuit are integrated in the CMOS neuron that can be tuned varying its spiking frequency. The proposed adaptive quadratic integrate-and-fire (AQIF) neuron has the ability to adjust the spiking frequency without changing the input current. The simulation results show the proposed CMOS neuron circuit spiking frequency can be tuned from 58.4 to 312.5 Hz and its spiking period from 17.1 to 3.2 ms with tuning the bias voltage of variable capacitor integrator. Having a peak voltage Vpeak=0.95 V, a reset voltage Vreset=-0.75 V and a voltage threshold of 0.35 V with a membrane potential range of 1.5 V. The proposed CMOS neuron circuit is designed in 130 nm process with a supply voltage of 1.8 V and a total power dissipation of 1.8 mW.
“Adaptive Silicon Synapse And CMOS Neuron For Neuromorphic VLSI Computing” Metadata:
- Title: ➤ Adaptive Silicon Synapse And CMOS Neuron For Neuromorphic VLSI Computing
- Author: ➤ Ziad El-Khatib, Sherif Moussa, Firuz Kamalov, Mustapha C. E. Yagoub
- Language: English
“Adaptive Silicon Synapse And CMOS Neuron For Neuromorphic VLSI Computing” Subjects and Themes:
- Subjects: Adaptive silicon synapse - Neuromorphic computing - Spiking CMOS neuron - Spiking frequency modulation - Tuning synapse time-constant
Edition Identifiers:
- Internet Archive ID: 17-25789
Downloads Information:
The book is available for download in "texts" format, the size of the file-s is: 15.43 Mbs, the file-s for this book were downloaded 19 times, the file-s went public at Wed May 21 2025.
Available formats:
Archive BitTorrent - DjVuTXT - Djvu XML - Item Tile - Metadata - OCR Page Index - OCR Search Text - Page Numbers JSON - Scandata - Single Page Processed JP2 ZIP - Text PDF - chOCR - hOCR -
Related Links:
- Whefi.com: Download
- Whefi.com: Review - Coverage
- Internet Archive: Details
- Internet Archive Link: Downloads
Online Marketplaces
Find Adaptive Silicon Synapse And CMOS Neuron For Neuromorphic VLSI Computing at online marketplaces:
- Amazon: Audiable, Kindle and printed editions.
- Ebay: New & used books.
Buy “Adaptive Silicon Synapse And Cmos Neuron For Neuromorphic Vlsi Computing” online:
Shop for “Adaptive Silicon Synapse And Cmos Neuron For Neuromorphic Vlsi Computing” on popular online marketplaces.
- Ebay: New and used books.